Framework for Verilog RTL synthesis
Sequential Logic Synthesis and Verification Algorithms
Framework for Verilog RTL synthesis (development files)